Non-steady relaxation and critical exponents at the depinning transition.
Supplemental Material: GPU-based numerical implementation

E. E. Ferrero, S. Bustingorry, and A. B. Kolton
CONICET, Centro Atómico Bariloche, 8400 San Carlos de Bariloche, Río Negro, Argentina
(Dated: February 21, 2013)

We detail to some extend the numerical implementation and codes used to obtain the results presented in the manuscript [URL will be inserted by publisher].

I. BRIEF OVERVIEW OF GPGPU COMPUTING

The acronym GPGPU stands for “General Purpouse Graphics Processing Unit”. GPGPU Computing is a common denomination for the practice of using GPUs (Graphics Processing Units) as a hardware facility to run general-purpouse programs, apart from rendering graphics (or not). The fact that the GPU is used as an accelerator collaborating with the CPU is only one example of heterogeneous computing. Heterogeneous architectures came to mitigate the technical barriers emerged in the development of faster and faster processors [1]. From a decade on, the gain of GFlops in modern computers is given more by their ability of processing applications in parallel and providing different hardware profits (as cached memory flow) than by their increase in processor clock frequency. As a consequence, software in general was pushed to be programed for parallel performance. The improvement of compilers relieves in some cases the lack of parallel implementations, but in many others, applications have to be re-formulated to fit new architectures. In this sense scientific-computing software is not a decade on, the gain of GFlops in modern computers is given more by their ability of processing applications in parallel and providing different hardware profits (as cached memory flow) than by their increase in processor clock frequency. As a consequence, software in general was pushed to be programed for parallel performance. The improvement of compilers relieves in some cases the lack of parallel implementations, but in many others, applications have to be re-formulated to fit new architectures. In this sense scientific-computing software is not an exception and we should rethink our usual codes and numerical simulation techniques.

Independently of their manufacturer, generation or model, all GPUs share the same Single Instruction Multiple Thread (SIMT) concurrency paradigm in order to exploit their high parallelism and high memory bandwidth[2]. Basically, the programming framework using SIMT paradigm consists in coding for an unlimited number of parallel threads for all practical purposes [3] (typically one thread per component of our system). A remarkable point is that, from the programmer perspective the actual number of cores in our GPU is not important at first glance. Memory issues, on the other hand, arise as the main problem to work out. We code as we were given an unlimited number of parallel processing units, the compiler and a smart thread scheduler do the rest for us [4]. By knowing better our GPU’s characteristics (memory levels and sizes, number of cores, compute capabilities, etc.) we can improve the code, orientate the compiler and take real advantage of the hardware potential.

In short, the parallel simulation framework work as follows. The main stream of the program runs in a single core of the CPU (the “Host”). The GPU (or “Device”) is connected to the host through a high speed IO bus slot PCI-Express. The GPU has its own device memory, up to several gigabytes. The Host runs the program’s serial parts, manage data transfers between Host and Device, modifies device memory, and launch kernels that are executed concurrently by hundreds of cores on the Device. These kernels are functions that run on the Device acting exclusively on device memory.

We work with NVIDIA GPUs, as it is our available hardware. Simulations for the present work have been run on Fermi architecture (GF100) GPUs, in particular GeForce GTX 470, GeForce GTX 480 and Tesla C2075.

In the manuscript we have shown how useful can be the massive parallelism of GPUs in the framework of statistical mechanics simulations, in particular in the study of the Quenched Edwards-Wilkinson elastic line. In this Supplemental Material we present with some detail our GPU implementations of the model which, even without being developped as a highly optimized codes, have shown to be modest powerful tools.

II. GPGPU IMPLEMENTATION OF THE QEW MODEL

In the last few years the use of GPUs to accelerate simulations has burst out in many areas of Physics and science in general. In Statistical Physics several works have been devoted to report implementations of spin models on GPU architectures (see [5–8] and references therein) and molecular dynamics [9, 10], for recent examples. In particular, in the subject of interfaces and surface growth models concurrent implementations of the KPZ model dynamics were also reported [11, 12]. All these papers evidence the benefits of working with GPU’s implementations in statistical physics.

For the present work, we have implemented a GPU-based parallel implementation of the QEW model. Our codes are written in C++ and C for CUDA. At it was presented in section III-B of the manuscript, we numerically solve the equation

$$\eta \partial_t u(x,t) = c \partial_x^2 u(x,t) + F_p(u,x) + f,$$

discretizing the system in $L$ segments of size $\delta x = 1$ in the $x$-direction (i.e., $x \to j = 0, ..., L – 1$, $u(x,t) \to u_j(t)$) while keeping $u_j(t)$ as a continuous variable.

Essentially, at each step we compute in parallel the local forces acting on each segment $u_j$, adding the elastic forces acting on each segment $u_j$, adding the elastic...
force given by the Laplacian, the pinning force coming from the disorder potential, the external driving force and eventually a random Langevin noise playing the role of a thermal bath. Given the instantaneous local forces, an Euler evolution step is performed also in parallel. Moreover, observables calculations and averages are computed also by parallelized routines taking full advantage of the GPU concurrence.

To model the continuous quenched random potential, we can either read or dynamically generate uncorrelated random numbers with a finite variance at the integer values of \( u \) and \( x \) and use interpolation to get \( F_p(u, x) \). We have developed two different codes realizing these options. In our first approach, the disorder potential is determined from a precalculated \( L \times M \) array of random numbers taken from a given distribution. This is none but the parallelized version of the code used in previous works [13–15]. Our second approach consists, instead, in generating the disorder dynamically as the string moves. This new approach allows the system size in the \( u \) direction to be virtually infinite, but a period for \( M \) can be imposed if desired. In both approaches we have used periodic boundary conditions in the longitudinal direction, so \( u_0 \) is elastically coupled with \( u_{L-1} \).

### A. Parallelized QEWe line on a preset disorder potential

In our first implementation the disorder potential is constructed from a \( L \times M \) matrix of real values \( V(i, j) \) taken randomly from a Gaussian or Uniform distribution.

Given \( V(i, j) \), we associate each value with a discrete position \( i = \lfloor u \rfloor \), \( j = x \) (where \( \lfloor y \rfloor \) stands for the discrete part of a given continuous variable \( y \)). We can either construct a continuous spline for each \( x \) by (linearly or cubically) interpolating the values \( V(i, j) \) for fixed \( j \), in which case we have a random bond potential and the pinning force \( F_p(u, x) \) can be derived for each value of \( u \). Alternatively, we can consider \( V(\lfloor u \rfloor, j) \) as a step function force itself, in which case we have a random field.

Both the string \( u(x) \) and the pinning force \( F_p(u, x) \) can be optionally chosen to be \texttt{float} or \texttt{double} type variables. We have not noticed precision effects in our test runs. Nevertheless, for all results presented in this work we ensure \( u(x) \) to be a double precision array, since it is an accumulative array during the string evolution.

The simulation of each sample consists of the following steps:

1. Choose an initial condition \( u_j(t = 0) \) for the string.
2. Set the disorder matrix \( V(i, j) \).
3. If a cubic spline is desired, calculate the potential’s second derivative in each integer for interpolation.
4. Run the desired amount of updates (time steps) consisting of:

   - Calculate the total force at each point \( u_j \) of the string (including interpolation of the disorder spline when is needed).
   - Evolve \( u(x, t) \) with an Euler integration.
   - At selected times, calculate and accumulate for future averages the string’s center of mass displacement \( u_{cm}(t) \), velocity \( v(t) \) and quadratic width \( w^2(t) \).
   - Eventually, calculate and accumulate the structure factor \( S_q(t) \).

5) Average and print results.

Arrays of Steps 1 and 2 can be either computed on the Host and then copied to the Device or directly computed on the Device. For the case where we need cubic splines of the disorder potential, we also need to compute an array holding the second derivative of the potential \( V(\lfloor u \rfloor, z) \), this is make in Step 3. Since this is done only once for each sample, we simply implement in the Host the usual Numerical Recipes [16] tri-diagonal solver to calculate it. Step 4 proceeds completely on the Device, with full parallelism, launching consecutive CUDA Kernels. For example, for the kernel which computes the total force at each point, each thread \( j \) \((j = 0, \ldots, L - 1)\) independently reads the pinning force \( F_p(j) \) from a device memory array, calculates the elastic force using the instantaneous value of \( u(j) \) and its neighbors sites \( u(j-1) \), \( u(j+1) \) (preserving periodic boundary conditions), adds the uniform driving force, calls a random number routine and adds a Langevin noise (if temperature is not zero) and finally writes the resulting total force acting at point \( (u, j) \) on a global array. With an array of forces at hand, the Euler evolution step is trivially parallel. It is worth stressing that we are not deviating from the usual (serial) dynamics at any point, since we do not modify the basic algorithm, we just replace dumb loops with CUDA kernels. Calculations of averages over \( x \) to obtain \( u(t), v(t), w^2(t) \) are also executed in parallel taking advantage of the \texttt{Thrust} library [17] provided in the CUDA Toolkit. \( S_q(t) \) is calculated using the \texttt{CUFFT} library [18], a parallel Fast Fourier Transform library for CUDA also provided in the CUDA Toolkit [19]. Copies from Device to Host only take place in Step 5, where we average over samples and print the results on a file.

The implementation of a random number generator (RNG) in GPUs is a topic of study itself (for a recent review see [20]). For this first implementation we have used the Multiply-With-Carry (MWC) RNG, which has proven to success in classical spin systems [7, 20]. A great advantage of MWC is that it allows the simultaneous generation of several independent random sequences (basically, each thread has its own generator) and it has a good trade-out of performance and statistical quality.
B. Parallelized QEW line on dynamically generated disorder

Our second code is based on a different approach. It basically consists of generating the disorder dynamically. That is, as the line moves in the \( u \) direction we generate the underlying disorder \( V(i, j) \) at each discrete position \((\lfloor u \rfloor, j)\) in a consistent manner.

For the RF case we define \( F_p(u, x) \equiv V(\lfloor u \rfloor, x) \), while for the linear spline RB case we interpolate \( V(u, x) = V(\lfloor u \rfloor + 1, x) - V(\lfloor u \rfloor, x)/a \), with \( a = 1 \), and derive the force at each value of \( u \).

The consistence of this procedure relies on the ability to read always the same random number \( V(\lfloor \tilde{u} \rfloor, x) \) in a particular place \((\lfloor \tilde{u} \rfloor, x)\). This can be done, of course, storing each random number as we generate them, but this option would be time expensive in terms of memory reads, which is not a good option in general, even less for a GPU implementation. A much more elegant solution come from the implementation of counter-based RNG. Let us extend on this point because it is crucial. Usual RNGs base their quality and large period on operating with linear algebra and/ or logical transformations. Counter-based generators, instead, have no state. These RNGs use simple indexes or counters as an input and a well complex hash function to produce a pseudo-random number sequence. While such generators have not received much attention for their use in simulations they are common to the functions used in secret-key cryptography. These kind of generators fit perfectly in the GPGPU programming framework, since they do not need to store a state, they allow several independent sequences by setting different keys, and, the most important thing, they have been proven to show excellent quality and performance [20].

We have implemented the recently introduced PHILOX RNG [21]. In the sequence of pseudo-random numbers with key \( k \) and counter \( n \)

\[
x_n = f_k(n),
\]

we have chosen \( k \) to be a different number for each thread \( j = 0, \ldots, L - 1 (k = G(j)), \) where \( G \) is some bijective function) and \( n \) to be the integer part of the instantaneous string position for that thread \( n = \lfloor u(j) \rfloor \).

Though, given a position \((\lfloor \tilde{u} \rfloor, x)\) we have a univocal way of determining \( V(\lfloor \tilde{u} \rfloor, x) \) on-the-fly. Since the pseudo-cryptographic biyective operations used by PHILOX are designed to deliver essentially indistinguishable outputs for any value of \( k \), different keys assure us independent random-number streams (up to \( 2^{64} \) independent sequences for a 64-bit key). Notice that if the string moves forward and backwards (which is actually the case when we have finite temperature), the underlying disorder already visited can be easily recovered without any memory record. While going forward and backward on a sequence is trivial for a counter-based RNG, it is an almost impossible task for usual RNGs.

The implementation of PHILOX on GPUs encouraged us to propose a different approach to the disorder representation, saving huge amount of memory storage (within this approach, our system effective size is \( L \times M \)) and reading, leading to an accelerated GPGPU performance. Notice as well that, if we want to preserve a finite period \( M \) for the disorder in the \( u \) direction, that can be trivially done adding a modulo operation in the definition of the counter \( n \).

Besides this main point on the dynamical generation of the disorder, the algorithm structure is based on the first approach above. The drawback of this approach is probably that in principle it only let to simulate linear spline disorders. But workarounds can be find in future implementations.

The peculiarity of our second code, besides the RNG used, is that it is completely implemented using Thrust functions instead of setting-up and launching CUDA kernels. Thrust is a parallel algorithms library [17] which resembles the C++ Standard Template Library. Its high-level interface allows development without much knowledge of GPU’s architecture. In addition, it enables portability between GPUs and multicore CPUs. The very same code can be compiled with an “OpenMP” flag for the backend system and it will use our multicore CPU as the Device instead of using the GPU.

C. Comparative performance

In this work, our intention was to perform a first step in the implementation on heterogeneous hardware of driven elastic systems in disordered media. We are not pretending to present a highly-optimized code, but a code that allows us to run simulations that where practically impossible to perform before in reasonable computational times. Our main objective was to obtain original physical results. The full optimization of the codes is left for further work or for other enthusiastic developers.

That said, we think that we have developed good pieces of useful code. We present their performance here and open them to the community for use, improvement and modification [22].

Testing, validation and verification are important facts on any kind of software, in particular on scientific software. Although we have not programed autonomous testings we have take carefully in mind this aspects at each step of the programming. We have tested our codes in the well known particular chooses of the parameters, e.g., without disorder, zero force, etc. Among passive security measures, we use assertions (boolean predicates) related to hardware limitations or to enforce preconditions on algorithm running. We also check every return condition of CUDA library calls and kernels.

For our benchmarking we ran the “old” single thread, CPU-based, code and the two GPU-based codes presented in the previous subsections. Each code is not totally comparable with the others in programing terms.
Therefore, we have no intentions to report speed-ups in terms of hardware, but rather, we intend to highlight the practical speed-up that comes out when one compare the computing times of different software-hardware (as a whole) options.

In Fig.1 we show the mean computing time in milliseconds for a single update step as a function of the system size. The values shown here where obtained running $2^{15}$ steps of the update procedure and dividing by that number of steps. The update procedure includes calculating for each $j = 0, \ldots, (L-1)$ all the instantaneous involved forces, and preforming an Euler integration of $u(x)$. In the rest of this Supplemental Material we briefly discuss our interpretation of this benchmark.

As can be seen from Fig.1, for large enough system sizes the computing time of all codes scale approximately as $\sim L$, as is expected since the number of arithmetic and memory operations grows linearly with the number of elementary components in the string of our model. We compare computing times in this linear scaling regime first, and then we comment about the “small” system sizes.

The CPU code is written in C/C++ using the GSL [23] library for accelerated interpolation and the Blitz++ [24] library for vector and matrix operations [25]. It is not a highly optimized code but all the commonly known good practices for a serial code have been considered.

Our CUDA codes are two, code “A”, the one presented in Sec.II.A where we read the disorder from an array, and code “B” presented in Sec.II.B where we dynamically generate the disorder. For code A we use pure CUDA Kernels for the update steps, while for code B the update procedure uses Thrust functions [26]. To compare different cases, we have varied the types and operations precision (Float or Double), used different spline interpolation schemes (Cubic/Linear) when allowed, and tested the codes in different hardware platforms.

![FIG. 1. (Color online) The main plot shows the update step mean computing time $\tau_{\text{update}}$ in milliseconds as a function of the system size $L$, from the execution of our serial and parallel codes in a CPU + NVIDIA GTX 470 GPU platform. In the inset we show $\tau_L = \tau_{\text{update}}/L$ in nanoseconds and the practical speed-up of two cases with dashed lines, showing accelerations that range between 187 and 521 for large systems. Legends are LS:= Linear Spline, CS:= Cubic Spline, SP:= Single Precision, DP:= Double Precision, dgd: dynamically generated disorder.](image)
affect our results, computing times drops around ~ 30%, representing a boost going up from 181x to 238x on the GTX 470, for example.

Increasing $M$ does not represent a noticeable impact in the code performance but it does represent a considerably increase in memory demand, since we need to allocate arrays of size $L \times M$. The Tesla C2075 GPU shows the smaller speed-ups in all cases, even in double precision it does not improve the GTX 470 performance, nevertheless its big global memory (5.4GB) allows us to simulate large $L \times M$ systems.

Another appreciable improvement in computing time is seen when we use a linear spline (LS) either than a cubic spline for the determination of the pinning potential. GPU computing times are in this case more than 2.4 times faster than the ones obtained for a CS. In other words, the linear spline approach take ~ 40% of the time that the cubic spline takes. This can be understand from the fact that CS requires each thread to perform two additional read operations from device global memory as compared to the LS, the memory reads of an array holding the second derivative of the disordered potential at each step. While in CPU cores (with a good cache memory) this is not expected to be a dramatically sensitive issue (we see a slowdown of ~ 17% in execution time), on GPUs this produce a more noticeable impact since performance is clearly governed by memory transfers. The averaged single update step time drops to 0.123ms for the GTX 470 case, while our CPU code time only drops to 46.46ms, representing a practical speed-up of 377x.

This very good performance of the LS case suits also to our GPU code B, the one where we generate the disorder dynamically. In this case, besides the good performance of the LS spline, we save a lot of memory storage, since we are free of disorder arrays. This allows us to increase considerably $L$, and was exploited in Section IV-D of the manuscript, and can be appreciated in Fig.1. We claim that with these algorithm realistic simulations of sizes $L = 10^9$ can be reached using only a single GPU (with more than 4GB of memory) in a desktop computer.

A word should be said about what happens for “small” system sizes. Bellow $L = 8192$ the computing times for our GPU codes tend to saturate to a common value for different $L$. This is because, in these cases, we are not taking real advantage of the GPU power. In GPGPU computing, memory latency issues are hidden under a formidable scheduling of multiple threads [3]. If threads are not enough, a lower bound imposed by the latency of global memory access dominates the computing time.

The benchmark of our code B, shows a particularity. We see that for small sizes its performance is bad as compared with the code A, and also worst than the CPU code for systems $L \lesssim 256$. This is something that it is not totally clear for us, but we guess that it is related with an overhead produced by the Thrust functions. Since we do not control how those kernels are launched we cannot avoid this overhead. Nevertheless, it is worth notice that for large systems this code has roughly the same performance of code A and the advantage of having much less memory limitations. In some sense, we were expecting a better performance of this code since here we do not need to read the disorder potential from global memory at each step; but it seems that the PHILOX RNG call for each thread is as time consuming as a global memory access.

Let us remark that, while the CPU code computing time scales with $L^\alpha$ with $\alpha \approx 1$, as far as we have increase the system size all GPU codes versions are still scaling with $\alpha < 1$, thus giving greater speedups as we increase the system size. Somehow, as we saturates more and more the GPU, massively parallelism gives back us better and better performance.


[19] We have used CUDA Toolkit 4.2 version [27].


[22] Source codes are available at [28].


[25] We have compiled it with -O3 option and gcc V4.6.3 compiler.

[26] We have used -O3 -arch=sm_20 --use_fast_math compilation options for the nvcc 4.2, V0.2.1221 compiler in all cases.


[28] https://bitbucket.org/ezeferrero/QEW.